AI Computing Research Unit
  • Top
  • What’s New
  • MEMBER
  • Research
    • For Establishment of Structure-Oriented Computing Framework
    • Deep Neural Network Accelerator
    • FPGA Based Deep Neural Network
    • Hardware-aware algorithm for Neural Networks
    • Annealing Processor
    • Image-based Object Recognition
    • Ensemble Learning Accelerator
    • In-Storage Computing
  • Publications
  • Publications (β)
  • Lab Life
  • Prospective Students
  • YouTube
  • Access
  • Link
  •  Lang: English
    •  日本語 日本語
    •  English English

What’s New

Recent Posts
  • (日本語) WACV 2026に採択されました Monday February 16th, 2026
  • (日本語) ICLR 2026に採択されました Monday February 16th, 2026
  • (日本語) IEEE Accessに採択されました Thursday January 29th, 2026
Conference

One paper is accepted to ISSCC 2022

Our paper entitled “Hiddenite: 4K-PE Hidden Network Inference 4D-Tensor Engine Exploiting On-Chip Model Construction Achieving 34.8-to-16.0TOPS/W for CIFAR-100 and ImageNet” has been accepted to ISSCC 2022. Congratulations to the co-first authors, Ph.D. student Kazutoshi Hirose and Associate Professor Jaehoon Yu! Read more…

By admin, 4 years2021年11月25日 ago
Event

CEATEC 2021 Online Exhibition

A technology exhibition, CEATEC 2021, will be held virtually from October 19 to 22. In this exhibition, we show some research results (mainly related to “annealing processor”) obtained in the CREST project “Technology for Computing Revolution for Society 5.0”. Our Read more…

By admin, 4 years2021年10月18日 ago
Conference

One paper is accepted to BMVC 2021

Our paper entitled “Hidden-Fold Networks: Random Recurrent Residuals Using Sparse Supermasks” has been accepted to BMVC 2021. Ph.D. student Ángel López García-Arias will give a poster presentation at the conference. BMVC 2021 (held virtually on 22nd-25th November 2021)

By admin, 4 years2021年10月16日 ago
Conference

One paper is accepted to FPT 2021

Our paper entitled “A High-Performance and Flexible FPGA Inference Accelerator for Decision Forests Based on Prior Feature Space Partitioning” has been accepted to FPT 2021. Asst. Prof. Thiem will give a presentation at the conference. FPT 2021 (held virtually on Read more…

By admin, 4 years2021年10月15日 ago
Conference

One poster is accepted to Hot Chips 2021

Our poster entitled “Edge Inference Engine for Deep & Random Sparse Neural Networks with 4-bit Cartesian-Product MAC Array and Pipelined Activation Aligner” has been accepted to Hot Chips 2021. Asst. Prof. Ando will give a presentation at this conference that Read more…

By admin, 5 years2021年5月26日 ago
Conference

Invited Talk@LSI and Systems Workshop 2021

Prof. Motomura gave an invited talk entitled “New Development of Structural Information Processing Enabled by LSI Technology” at The LSI and Systems Workshop 2021 held virtually on May 10.

By admin, 5 years2021年5月10日 ago
Conference

Invited Talk@The 68th JSAP Spring Meeting 2021

Prof. Motomura gave an invited talk entitled “Information Processing Architecture in the Post-Neumann and Post-Moore Era” at The 68th JSAP Spring Meeting 2021 (Open Symposium: A Paradigm Shift to Post-Moore for AI/IoT Era) held virtually on March 18.

By admin, 5 years2021年3月18日 ago
Conference

Invited Talk@Tohoku Forum for Creativity – 2021 Thematic Program

Prof. Motomura gave a talk entitled “An Introduction of Fully Connected and Fully Parallel Annealing HW ~ From Mathematical Model to LSI Implementation ~ ” at The Tohoku Forum for Creativity – 2021 Thematic Program (Panel Discussion: Quantum and Quantum-Inspired Read more…

By admin, 5 years2021年3月18日 ago
Award

Outstanding Presentation Award from the Department of Information and Communications Engineering

Congrats to Junnosuke Suzuki on receiving the Outstanding Presentation Award for his pre-midterm research proposal presentation from the Department of Information and Communications Engineering. Date: December 2, 2020 Title: Research on Improving Trade-Offs between Inference Accuracy and Computational Complexity for Read more…

By admin, 5 years2020年12月23日 ago
Conference

IEEE SSCS Distinguished Lecture

Prof. Motomura delivered an IEEE SSCS Distinguished Lecture entitled “Reconfigurable and Domain-Specific Hardware for AI Computing” virtually on December 11.

By admin, 5 years2020年12月11日 ago

Posts navigation

Previous 1 … 9 10 11 … 13 Next
  • 日本語 (ja)日本語
  • English (en)English

  • Top
  • What’s New
  • MEMBER
  • Research
  • Publications
  • Publications (β)
  • Lab Life
  • Prospective Students
  • YouTube
  • Access
  • Link
  • Lang: English
Hestia | Developed by ThemeIsle