AI Computing Research Unit
  • Top
  • YouTube
  • For Applicants
  • What’s New
  • People
  • Research
    • For Establishment of Structure-Oriented Computing Framework
    • Annealing Processor
    • Deep Neural Network Accelerator
    • Ensemble Learning Accelerator
    • Image-based Object Recognition
    • FPGA Based Deep Neural Network
    • Hardware-aware algorithm for Neural Networks
    • In-Storage Computing
  • Publications
  • Lab Life
  • Access
  • Link
  •  Lang: English
    •  日本語 日本語
    •  English English

December 2019

Recent Posts
  • Presentation@IEEE COOL Chips 26 Monday April 24th, 2023
  • New members joined ArtIC Wednesday April 5th, 2023
  • Presentation@IEEE ISSCC2023 Tuesday March 14th, 2023
  • Research presentations @SIG-FPAI Tuesday January 24th, 2023
  • Open Faculty Position (Associate Professor) Sunday January 22nd, 2023
Archives
  • April 2023
  • March 2023
  • January 2023
  • December 2022
  • October 2022
  • September 2022
  • May 2022
  • April 2022
  • March 2022
  • February 2022
  • January 2022
  • December 2021
  • November 2021
  • October 2021
  • May 2021
  • March 2021
  • December 2020
  • November 2020
  • October 2020
  • July 2020
  • April 2020
  • February 2020
  • December 2019
  • November 2019
  • October 2019
  • April 2019
Categories
  • Press Release (1)
  • Milestone (14)
  • Award (8)
  • Conference (27)
  • Public Relations (2)
  • Event (4)
  • Magazine (1)
Meta
  • Log in
  • Entries feed
  • Comments feed
  • WordPress.org
December 2019
M T W T F S S
 1
2345678
9101112131415
16171819202122
23242526272829
3031  
« Nov   Feb »
Conference

Invited Lecture@Future Chips Forum 2019

Prof. Motomura gave a invited lecture entitled “AI Computing: The Promised Land for Computer Architecture Innovation?” in Future Chips Forum 2019 held in Beijing from Dec. 16th to Dec. 17th.

By admin, 3 years2019年12月17日 ago
Event

Research Plan Presentation of Information and Communications Engineering@Tokyo Tech

Mr. Ando gave a poster presentation entitled “Research of Memory-Centric Neural Network Processor using Data Flow Reconfiguration” in research plan presentation for master’s and doctoral course of graduate major in Information and Communications Engineering on Dec 4th 2019.

By admin, 3 years2019年12月5日 ago
  • 日本語 (ja)日本語
  • English (en)English

  • Top
  • YouTube
  • For Applicants
  • What’s New
  • People
  • Research
  • Publications
  • Lab Life
  • Access
  • Link
  • Lang: English
Hestia | Developed by ThemeIsle