AI Computing Research Unit
  • Top
  • What’s New
  • MEMBER
  • Research
    • For Establishment of Structure-Oriented Computing Framework
    • Deep Neural Network Accelerator
    • FPGA Based Deep Neural Network
    • Hardware-aware algorithm for Neural Networks
    • Annealing Processor
    • Image-based Object Recognition
    • Ensemble Learning Accelerator
    • In-Storage Computing
  • Publications
  • Publications (β)
  • Lab Life
  • Prospective Students
  • YouTube
  • Access
  • Link
  •  Lang: English
    •  日本語 日本語
    •  English English

ArtIC Introduction in Graduate Schools Admission Guidance Fair

Published by admin on 2020年4月30日2020年4月30日

Recent Posts
  • (日本語) WACV 2026に採択されました Monday February 16th, 2026
  • (日本語) ICLR 2026に採択されました Monday February 16th, 2026
  • (日本語) IEEE Accessに採択されました Thursday January 29th, 2026

ArtIC had a briefing session on Apr. 30th 2020.

  • ArtIC Introduction Material
Categories: Event

Related Posts

Event

CEATEC 2021 Online Exhibition

A technology exhibition, CEATEC 2021, will be held virtually from October 19 to 22. In this exhibition, we show some research results (mainly related to “annealing processor”) obtained in the CREST project “Technology for Computing Read more…

Event

Research Plan Presentation of Information and Communications Engineering@Tokyo Tech

Mr. Ando gave a poster presentation entitled “Research of Memory-Centric Neural Network Processor using Data Flow Reconfiguration” in research plan presentation for master’s and doctoral course of graduate major in Information and Communications Engineering on Read more…

Event

IIR – Open Laboratory 2019

Prof. Motomura gave a talk entitled “AI Chip: Research Trends of the World and Research Strategy of Tokyo Tech”.

  • 日本語 (ja)日本語
  • English (en)English

  • Top
  • What’s New
  • MEMBER
  • Research
  • Publications
  • Publications (β)
  • Lab Life
  • Prospective Students
  • YouTube
  • Access
  • Link
  • Lang: English
Hestia | Developed by ThemeIsle