AI Computing Research Unit
  • Top
  • What’s New
  • MEMBER
  • Research
    • For Establishment of Structure-Oriented Computing Framework
    • Deep Neural Network Accelerator
    • FPGA Based Deep Neural Network
    • Hardware-aware algorithm for Neural Networks
    • Annealing Processor
    • Image-based Object Recognition
    • Ensemble Learning Accelerator
    • In-Storage Computing
  • Publications
  • Publications (β)
  • Lab Life
  • Prospective Students
  • YouTube
  • Access
  • Link
  •  Lang: English
    •  日本語 日本語
    •  English English

December 5, 2019

Recent Posts
  • (日本語) WACV 2026に採択されました Monday February 16th, 2026
  • (日本語) ICLR 2026に採択されました Monday February 16th, 2026
  • (日本語) IEEE Accessに採択されました Thursday January 29th, 2026
Event

Research Plan Presentation of Information and Communications Engineering@Tokyo Tech

Mr. Ando gave a poster presentation entitled “Research of Memory-Centric Neural Network Processor using Data Flow Reconfiguration” in research plan presentation for master’s and doctoral course of graduate major in Information and Communications Engineering on Dec 4th 2019.

By admin, 6 years2019年12月5日 ago
  • 日本語 (ja)日本語
  • English (en)English

  • Top
  • What’s New
  • MEMBER
  • Research
  • Publications
  • Publications (β)
  • Lab Life
  • Prospective Students
  • YouTube
  • Access
  • Link
  • Lang: English
Hestia | Developed by ThemeIsle