AI Computing Research Unit
  • Top
  • YouTube
  • Prospective Students
  • What’s New
  • MEMBER
  • Research
    • For Establishment of Structure-Oriented Computing Framework
    • Annealing Processor
    • Deep Neural Network Accelerator
    • Ensemble Learning Accelerator
    • Image-based Object Recognition
    • FPGA Based Deep Neural Network
    • Hardware-aware algorithm for Neural Networks
    • In-Storage Computing
  • Publications
  • Lab Life
  • Access
  • Link
  •  Lang: English
    •  日本語 日本語
    •  English English

IIR – Open Laboratory 2019

Published by admin on 2019年10月11日2019年10月11日

Recent Posts
  • (日本語) ICML 2025 TTODLer-FM Workshop に採択されました Monday July 28th, 2025
  • (日本語) キオクシア奨励研究 優秀研究賞を受賞しました Monday July 28th, 2025
  • (日本語) ICML 2025 HiLD Workshop に採択されました Monday July 28th, 2025

Prof. Motomura gave a talk entitled “AI Chip: Research Trends of the World and Research Strategy of Tokyo Tech”.

Categories: Event

Related Posts

Event

CEATEC 2021 Online Exhibition

A technology exhibition, CEATEC 2021, will be held virtually from October 19 to 22. In this exhibition, we show some research results (mainly related to “annealing processor”) obtained in the CREST project “Technology for Computing Read more…

Event

ArtIC Introduction in Graduate Schools Admission Guidance Fair

ArtIC had a briefing session on Apr. 30th 2020. ArtIC Introduction Material

Event

Research Plan Presentation of Information and Communications Engineering@Tokyo Tech

Mr. Ando gave a poster presentation entitled “Research of Memory-Centric Neural Network Processor using Data Flow Reconfiguration” in research plan presentation for master’s and doctoral course of graduate major in Information and Communications Engineering on Read more…

  • 日本語 (ja)日本語
  • English (en)English

  • Top
  • YouTube
  • Prospective Students
  • What’s New
  • MEMBER
  • Research
  • Publications
  • Lab Life
  • Access
  • Link
  • Lang: English
Hestia | Developed by ThemeIsle