VLD Excellent Student Author Award for ASP-DAC 2024

Published by admin on

Congrats to Yuta Nagahara on receiving the VLD Excellent Student Author Award for ASP-DAC 2024.

  • Title: Sparse-Sparse Matrix Multiplication Accelerator on FPGA featuring Distribute-Merge Product Dataflow

Congratulations!

Categories: Award

Related Posts

Award

IEEE EDS Japan Joint Chapter Student Award (VLSI)

Congrats to Junnosuke Suzuki on receiving the IEEE EDS Japan Joint Chapter Student Award (VLSI). Title: Pianissimo: A Sub-mW Class DNN Accelerator with Progressive Bit-by-Bit Datapath Architecture for Adaptive Inference at Edge Congratulations!

Award

Outstanding Presentation Award from the Department of Information and Communications Engineering

Congrats to Hikari Otsuka on receiving the Outstanding Presentation Award for his pre-midterm research proposal presentation from the Department of Information and Communications Engineering. Date: November 30, 2023 Title: Research on Pre-learning Pruning and Strong Read more…

Award

Postar Presentation @ LSI & System Workshop

Genta Inoue gave a poster presentation at the LSI & System Workshop, held in Takeda Hall, The University of Tokyo, Japan. (The presentation title is only in Japanese) He received the Best Poster Award!